

ZQP SYSTEM DIAGRAM



INDEX

PAGE#	DESCRIPTION	NOTE
1	BLOCK DIAGRAM	
2	SYSTEM INFORMATION	
3	ONTARIO MEM & PCIE I/F(1/3)	
4	ONTATIO DISPLAY/CLK/MI(2/3)	
5	ONTARIO POWER & DECOUP(3/3)	
6	DDR3 SO-DIMM (STD=8)	
7	DDR3 SO-DIMM (STD=4)	
8	HUDSON PCIE/LPC/CPU IF(1/5)	
9	HUDSON ACPI/GPIO/USB(2/5)	
10	HUDSON SATA/BIDs(3/5)	
11	HUDSON PWR/GND(4/5)	
12	HUDSON STRAPS/PWRGD(5/5)	
13	CRT/LVDS/CCD	
14	HDMI	
15	LAN AR8152	
16	MINI PCI-E	
17	HDD /ODD	
18	CARD READER	
19	AUDIO - CONEXANT 20584	
20	AUDIO JACK CONN	
21	USB / BT /TP	
22	LED / NUT	
23	KB/FAN/TP	
24	WPCE791 /FLASH	
25	CHARGER (ISL88731A)	
26	SYSTEM 5V/3V (RT8223M)	
27	CPU CORE (OZ8380)	
28	VCCP 1.1V (G5602)	
29	+1V(G5602)	
30	DDR 1.5V (RT8207A)	
31	+1.8V/Discharge/Thermal Protection	
32	Change list	

Power Sequence




Hudson M1 SM BUS

SB820 SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD22 AE22	DDR / RFID
SB_SMBCLK1 SB_SMBDATA1 (+3V_S5)	F5 F4	not used
SB_SCLK2 SB_SDATA2 (+3V_S5)	D25 F23	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used
SB_SCLK3 SB_SDATA3 (+3V_S5)	B26 E26	not used

KBC(EC) SM BUS

KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal


03




PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	ONTARIO MEM & PCIE I/F(1/3)	1A

Date: Tuesday, March 15, 2011 Sheet 3 of 32



E350 AJ0E350VT01
C50 AJ00C50VT02
04
Add HDMI 01/18
ANALOG/DISPLAY/MISC
FT1_ONTARIO
Modify 12/31
0831---follow AMD request for HDMI function
Can remove on MP------>LX
DIFFERENTIAL ROUTING
VID Override Circuit
for normal operation
open all switches
0830---add circuit
Modify 01/11
SN74LVC2G07DCKR
PROJECT : ZQP
Quanta Computer Inc.
Size
Document Number
ONTATIO DISPLAY/CLK/MI(2/3)
Rev
1A
Date: Tuesday, March 15, 2011
Sheet 4 of 32




PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	ONTARIO POWER&DECOUP(3/3)	1A

Date: Tuesday, March 15, 2011 Sheet 5 of 32

0830--P/N and footprint are follow ZR7B



SM_MEM BUS ADDRESS	
SO-DIMM0	1010 000
SO-DIMM1	1010 001


PROJECT : ZQP

Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM (STD)	1A

Date: Tuesday, March 15, 2011 Sheet 6 of 32


07



PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	DDR3 SO-DIMM (STD)	1A


Date: Tuesday, March 15, 2011 Sheet 7 of 32



PROJECT : ZQP

Quanta Computer Inc.

Size	Document Number	Rev
	HUDSON PCIE/LPC/CPU IF(1/5)	1A
Date: Tuesday, March 15, 2011	Sheet 8 of 32	



PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	HUDSON ACPI/GPIO/USB(2/5)	1A
Date: Tuesday, March 15, 2011	Sheet 9 of 32	

AVDD_SATA 11
+3V 4,5,6,7,9,11,12,13,14,16,18,19,22,23,24,26,27,28,29,30,31
+3V_S5 8,9,11,12,15,21,22,26

This page is different AMD Nile


SATA PORT 0,1,2,3 can support AHCI mode

PLACE SATA AC COUPLING CAPS CLOSE TO Hudson M1

PLACE SATA_CAL RES VERY CLOSE TO BALL OF Hudson M1

XTLVDD_SATA-- SATA crystal power


PLVDD_SATA-- SATA PLL POWER



0831--modify location

0831--add circuit

AMD recommand : TEMPIN0 / TEMPIN1 / TEMPIN2
can not maintain on floating stages when without usage.
Do not care pull high or pull down.



MB ID

CPU THERMAL	GPIO52
External	1
SB-TSI	0


	GPIO57
(Dis) SW	1
UMA	0

SB8XX Hold Time	GPIO53
1.2V	1
1.1V	0

	GPIO58
With HDMI	1
Without HDMI	0


DU1/MK2	GPIO56
MK2.0 AMD	1
DU1.0 AMD	0

	GPIO182
PX4.0	1
PX3.0	0



GPIO 58 define to HDMI strap pin
02/11 REV:B

Modify 01/14




PROJECT : ZQP	
Quanta Computer Inc.	
Size	Document Number: HUDSON PWR/GND(4/5)	Rev: 1A
Date: Tuesday, March 15, 2011	Sheet 11 of 32

VDDIO_AZ 11
+3V 4,5,6,7,9,10,11,13,14,16,18,19,22,23,24,26,27,28,29,30,31
+3V_S5 8,9,10,11,15,21,22,26

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

internal have pull
Hi 10K , confirm AMD
ward this pull Hi
not need


REQUIRED STRAPS



PCI_CLK4 CPU/NB HT Clock Selection
0 V – Reserved.
3.3 V – Required setting for integrated clock mode.
This strap is not used if the strap CLKGEN is
configured for external clock generator mode.

DEBUG STRAPS


HUDSON-M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200 GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE Gen2 DEFAULT	Watchdog Timer Enabled	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	H,H = Reserved H,L = SPI ROM (Default)
PULL LOW	PERFORMANCE MODE DEFAULT	FORCE PCIE Gen1	Watchdog Timer Disabled DEFAULT	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	L,H = LPC ROM L,L = FWH ROM




CRT
13
OPTION SIGNAL FROM NB to LVDS/CRT for UMA
30V/ 1A
30V/ 0.5A
+5V
F1
SMD1206P100TF
CRTVDD5_F
D21
B0520WS-7-F
CRTVDD5
C560
.22u/6.3V_4
CRT_GND_1
CN12
CRT
4 INT_DDCCLK
4 INT_DDCDATA
4 INT_CRT_HSYNC
4 INT_CRT_VSYNC
4 INT_CRT_RED
4 INT_CRT_GRE
4 INT_CRT_BLU
INT_CRT_RED
INT_CRT_GRE
INT_CRT_BLU
L28
L27
L26
BLM18BA470SN1_6
CRT_R1
CRT_G1
CRT_B1
CRT_11
T68
DDCDAT_1
CRTHSYNC
CRTVSYNC
DDCCLK_1
R136 150/F_4
R141 150/F_4
R138 150/F_4
C240 10P/50V_4
C216 10P/50V_4
C242 10P/50V_4
C282 10P/50V_4
C279 10P/50V_4
C294 10P/50V_4
CRT_GND_2
CRT_GND_1 R33 0_6
CRT_GND_2 R34 0_6
Add R33,R34 for ESD
02/16 REV:B
+3V
C580
0.1u/10V_4
U16
VCC_SYNC
VCC_DDC
BYP
VCC_VIDEO
VIDEO_1
VIDEO_2
VIDEO_3
GND
SYNC_OUT2
SYNC_OUT1
SYNC_IN2
SYNC_IN1
DDC_IN1
DDC_IN2
DDC_OUT1
DDC_OUT2
CM2009-02QR
C239 .22u/6.3V_4 CRT_BYP
C223 0.1u/10V_4
INT_CRT_VSYNC
INT_CRT_HSYNC
INT_DDCCLK
INT_DDCDATA
R369 2.7K_4
R368 2.7K_4
R370 2.7K_4
R367 2.7K_4
C551 *.1u/10V_4 CRTVDD5
C125 *10P/50V_4 CRTVSYNC
C202 *10P/50V_4 CRTHSYNC
C108 *10P/50V_4 DDCCLK_1
C570 *10P/50V_4 DDCDAT_1
LVDS(LDS)
CN6
Pull up at APU
4 INT_EDIDCLK
4 INT_EDIDDATA
4 INT_TXLCLKN
4 INT_TXLCLKP
4 INT_TXLOUTN0
4 INT_TXLOUTP0
4 INT_TXLOUTN1
4 INT_TXLOUTP1
4 INT_TXLOUTN2
4 INT_TXLOUTP2
24 CONTRAST
4 INT_LVDS_PWM
R6 *2.2K_4
R5 *2.2K_4
R3 *0_4
R4 0_4
INT_EDIDDATA
INT_EDIDCLK
LVDS_BRIGHT
BL_ON
VIN
C12 4.7u/25V_8
C13 1000P/50V_4
C2 0.1u/10V_4
C7 1000P/50V_4
Del R26,R27 and add RP5
and Swap nets
02/16 REV:B
Add Pin23 to GND
01/11
RP5 0_4P2R_4
USBP2- USBP2+
USBP2-_R USBP2+_R
CCD_POWER
*DLW21HN900SQ2L/330mA/90ohm
L50
C38 *10P/50V_4
C39 *10P/50V_4
L5 *0_6
L4 0_6
LCD_VIN
C14 *10P/50V_4
C11 *10P/50V_4
L1 0_6
C15 *10P/50V_4
C10 *10P/50V_4
C40 *4.7u/6.3V_6
LCDVCC_L
LCD_VIN
LVDS_CONN
change Pin defined as ZRH 01/03
LCD PW(LDS)
C8 1U/6.3V_4
U1
IN
OUT
GND
ON/OFF
IC(5P)G5243T11U
4 INT_LVDS_DIGON
R2 100K_4
LCDVCC L2 0_6 LCDVCC_L
C4 *10P/50V_4
C9 *10P/50V_4
40mil
LCDVCC
C5 1U/6.3V_4
C1 *.1u/10V_4
C6 .01u/16V_4
C3 22u/6.3V_8
Backlight Control(LDS)
R8 10K_4
R7 10K_4
BL_ON
D2 BAS316
LID591# 24
BL#
Q1 2N7002K
Q2 DTC144EUA
EC_FPBACK# 24
4 INT_LVDS_BLON
Q3 2N7002K
R9 100K_4
Lid Switch (HSR)
+3VPCU
R269 *470K/F_4
C480 1U/6.3V_4
LID591#
HE1
PT3661-BB
SOT23_123-2_8-1_9
PT3661-BB (PLC) : AL003661003
ME268-002 (FCE) : AL000268000
PROJECT : ZQP
Quanta Computer Inc.
Size
Document Number
CRT/LVDS/LID
Rev
1A
Date: Tuesday, March 15, 2011
Sheet 13 of 32



PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	HDMI	1A
Date: Tuesday, March 15, 2011	Sheet 14 of 32	



PROJECT : ZQP
Quanta Computer Inc.


Size	Document Number	Rev
	LAN AR8158L	1A

Date: Tuesday, March 15, 2011 Sheet 15 of 32


MINI-CARD WLAN(MPC)


+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

Check LED signal. (active high or low)



PROJECT : ZQP			
Quanta Computer Inc.			
Size	Document Number: **MINI PCI-E card**		Rev: 1A
Date:	Tuesday, March 15, 2011	Sheet 16 of 32	





PROJECT : ZQP
Quanta Computer Inc.


Size	Document Number	Rev
	SATA-HDD/ODD/HOLE	1A

Date: Tuesday, March 15, 2011 Sheet 17 of 32

CARD READER Controller AU6435-GDL

2 IN 1 CARD READER (SD/MMC)

Main	DFHS11FR011
Second	DFHS11FR033




PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	AU6435 CardReader	1A

Date: Tuesday, March 15, 2011 Sheet 18 of 32

AUDIO CODEC



Port Configuration


Notes:

- Port A: Headphone jack (jack shared with S/PDIF)
- Port B: Internal MIC (mono or stereo)
- Port C: Microphone/LI/LO jack
- Port D: Line Out jack (Optional)
- Port E: Line In jack (Optional)
- Port F: Not used.
- Port G: Internal stereo speakers
- Port J: Internal stereo digital mic (Optional)
- Port H: S/PDIF (jack shared with headphone)

1. The VDD_IO and VAUX_3.3 pins should be connected to same power supply domain as HDA bus controller so that the HDA controller and codec bus interface will power-up at the same time. This will avoid bus leakage issues if using HDA controller with bus pull-up strap options. See other FET option on this page if these supplies are not on same domain as HDA controler.


2. To support Wake-on-Jack, the codec VAUX_3.3 pin must be powered from a Standby supply.

3. C309, C310, C311 are optional. Do not install unless needed for EMI/SI.




PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	CONEXANT 20584	1A
Date: Tuesday, March 15, 2011	Sheet 19 of 32	




PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	AUDIO JACK CONN	1A
Date:	Tuesday, March 15, 2011	Sheet 20 of 32



21
INT. USB(USB)
+5V_S5
C444
1u/16V_6
U10
IN1
IN2
OUT3
OUT2
OUT1
EN#
GND
OC#
G547F2P81U
24 USBON#
USBON#
USBPW
L37 *0_6
L36 0_6
C460
C643
330u/6.3V_6X5.7
*10P/50V_4
C459
*10P/50V_4
USBPW_L
OC_6# 9
RP3
0_4P2R_4
9 USBP0-
9 USBP0+
USBP0_L-
USBP0_L+
USBPW_L
CN22
USB_MB
RV1
RV2
*EGA10402V05AH_4
*EGA10402V05AH_4
EXT. USB(USB)
120mil
+5V_S5
C631 10u/10V_8
C630 1u/16V_6
CN17
USB_BTBCONN
9 OC_4#
L33 *DLW21HN900SQ2L/330mA/90ohm
9 USBP1-
9 USBP1+
USBP1_L-
USBP1_L+
L32 *DLW21HN900SQ2L/330mA/90ohm
9 USBP5-
9 USBP5+
USBP5_L-
USBP5_L+
USBON#
C626
*100p/50V_4
RP2 0_4P2R_4
USBP1- USBP1_L-
USBP1+ USBP1_L+
USBP5- USBP5_L-
USBP5+ USBP5_L+
RP1 0_4P2R_4
BLUETOOTH V2.1 CONN(BTM)
+3V_S5
C473
.33u/10V_6
R257
47K_4
Q23
AO3413
BT_POWER2
30mil
C472
2.2U/6.3V_6
C461
1000P/50V_4
BT_POWERON#
BT_POWER2
CN3
9 USBP8+
9 USBP8-
BT_CONN
BLUETOOTH V3.0 CONN(BTM)
+3V_S5
C664
.33u/10V_6
R477
47K_4
Q34
AO3413
BT_POWER1
30mil
C665
2.2U/6.3V_6
C666
1000P/50V_4
24 BT_POWERON#
BT_POWER1
CN23
9 USBP7+
9 USBP7-
BT_CONN
PROJECT : ZQP
Quanta Computer Inc.
Size
Document Number
USB/BT
Rev
1A
Date: Tuesday, March 15, 2011
Sheet 21 of 32

EE RETURN-PATH CAPACITORS(EMC)




Add EMI cap
01/13

change EC30,EC32,EC34,EC36,EC37,EC39,
EC42,EC45,EC48,EC53 and stuff it
02/16 REV:B


Add EC53,EC54 for EMI 01/21
REV:B

LED(UIF)

LED2 change single lens(blue)
02/15 REV:B



HOLE(OTH)



HG-C315D118P2

Del Hole1/4/17/20/25
01/05


No stuff HOLE9
REV:B 02/17

CPU nut PN : FBBU1001010 x 3 @ SHOLE1~3


PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	LED/ EMI/ Screw Hole& Nut	1A
Date:	Tuesday, March 15, 2011	Sheet 22 of 32

K/B(KBC)




CPU FAN(THM)




change footpirnt as SA6
4/23

TOUCHPAD BOARD CONN(TPD)




DFFC12FR234 will be EOL by PDC , so change PN to DFFC12FR026



change P-SW connector as ZQ5 speark connector
01/10

PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	KB/TP/FAN	1A
Date:	Tuesday, March 15, 2011	Sheet 23 of 32




SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	APU Thermal
SM Bus 3	VGA

PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	WPCE791 & FLASH	1A


Date: Tuesday, March 15, 2011 Sheet 24 of 32



PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	Charger(ISL88731C)	1A


Date: Tuesday, March 15, 2011 Sheet 25 of 32




PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	SYSTEM 5V/3V (RT8206)	1A

Date: Tuesday, March 15, 2011 Sheet 26 of 32



PROJECT : ZQP		
Quanta Computer Inc.		
Size	Document Number: CPU Core (OZ8380)	Rev: 1A
Date: Tuesday, March 15, 2011	Sheet 27 of 32	



+1.1V_S5
1.1Volt +/- 5%
TDC : 3.02A
PEAK : 4A
OCP : 5A
Width : 120mil

TON=3.85p*RTON*Vout/(Vin-0.5)
Frequency=Vout/(Vin*TON)

TON=3.85p*1M*1/(Vin-0.5)
Frequency=1/(0.0036767)=272K


L(ripple current)
=(19-1.1)*1.1/(1u*272k*19)
~3.81A
Rth = 14mohm*(5-1.905)/20uA
=2.166K

VOUT=(1+R1/R2)*0.75

+1.1V
TDC : 2.73A
PEAK : 3.64A
Width : 120mil

PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	VCCP 1.1V(UP6111A)	1A
Date:	Tuesday, March 15, 2011	Sheet 28 of 32




TON=3.85p*RTON*Vout/(Vin-0.5)
Frequency=Vout/(Vin*TON)
TON=3.85p*1M*1/(Vin-0.5)
Frequency=1/(0.0036767)=272K

L(ripple current)
=(19-1)*1/(1u*272k*19)
~3.483A
Rth=14mohm*(10-1.741)/20uA
=3.68Kohm

PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	+1V(G5602)	1A
Date:	Tuesday, March 15, 2011	Sheet 29 of 32




	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

PROJECT : ZQP
Quanta Computer Inc.

Size | Document Number: DDR 1.5V(TPS51116) | Rev 1A

Date: Tuesday, March 15, 2011 | Sheet 30 of 32


31
VIN
PR116
1M_6
+3V
PR104
22_8
+5V
PR105
22_8
+1.8V
PR171
22_8
+1.5V
PR106
22_8
+1.1V
PR129
22_8
+15V
PR109
1M_6
MAINON_ON_G
MAIND
MAIND 26,28,30
24,29,30 MAINON
PQ18
DTC144EU
PR108
1M_6
PR66
*100K_4
PQ13
DMN601K-7
PQ14
DMN601K-7
PQ42
DMN601K-7
PQ15
DMN601K-7
PQ24
DMN601K-7
PQ16
DMN601K-7
PC77
*2200p/50V_4
Thermal protection
VIN
PD2
SW1010CPT
PR39
1M_6
PQ6
AO3409
24,26,28 S5_ON
S5_ON
PQ7
DTC144EU
PR38
*Short_6
+1.8V
1.8Volt +/- 5%
TDC : 1.61A
PEAK : 2.15A
Width : 70mil
+1.8V
PQ60
AO4468
+3VPCU
PC167
10u/6.3V_8
PC168
0.1u/25V_6
+3V
PR208
100K_4
PR209
261/F_4
Rg
PU13
G9334
DRV
PGD
EN
FB
GND
VCC
HWPG_1.8V 24
MAINON
+5VPCU
PC169
10u/6.3V_8
PC170
10u/6.3V_8
PR210
100/F_4
Rh
PR211
47/F_6
PC172
33n/50V_6
PC171
0.1u/25V_6
PR212
*100K_4
Vout1 = (1+Rg/Rh)*0.5
VL
VL
LM393_PIN8
PR52
1.74K/F_4
PR56
200K/F_4
PC26
0.1u/50V_6
PR37
200K_6
SYS_SHDN# 4,26
PR58
10K_6_NTC
2.469V
LM393_PIN2
PU5A
LM393
PC27
0.1u/50V_6
PQ5
DMN601K-7
PR49
200K/F_4
PU5B
LM393
S5_ON
PQ8
DMN601K-7
For EC control thermal protection (output 3.3V)
PROJECT : ZQP
Quanta Computer Inc.
Size
Document Number
Discharge /Thermal protection
Rev
1A
Date: Tuesday, March 15, 2011
Sheet 31 of 32

CHANGE LIST

MODEL	REV	CHANGE LIST
ZQP/Q M/B	A	First Release
	B	01.P14: Add HDMI function 02.P22: Add EC53,EC54 for EMI 03.P20: Stuff C673/C675/C671/C672 for EMI 04.P15: Stuff ESD protector at R31/R32 for EMI 05.P10: GPIO 58 define to HDMI strap pin 06.P08: Add C606,C614,C619 for strong clock 07.P20:change C673,C675,C671,C672 for EMI 08.P19:change L48,L47,L35,L34 to CX08T601000 for EMI 09.P24:No stuff SW1,stuff D1 10.P24:Add D5 on S5_ON for ESD 11.P22:LED2 change single lens(blue) 12.P08:Del C623 13.P24:Del SW1 14.P13:Del R26,R27 and add RP5 for EMI 15.P15:Add EC38,EC40,EC43,EC46 for EMI 16.P28:change PR79 to 0 ohm and stuff PR77 and PC51 for EMI 17.P29:change PR76 to 0 ohm and stuff PR164,PC126 for EMI 18.P27:stuff PR69,PC43 for EMI 19.P17:change C617,C612,C539,C540 footprint form 1206 to 0805 20.P13:Swap USB nets between L50 and PR5 21.P13:Add R33,R34 for ESD 22.P15:change C354 to CH122GK1I10 for EMI 23.P22:change EC30,EC32,EC34,EC36,EC37,EC39,EC42,EC45,EC48,EC53 and stuff it for EMI 24.P26:Remove JP20,JP21,JP22,JP23 and change to short pad PR235,PR237 25.P27:Remove JP10,JP9,JP6,JP8 and change to short pad PR55,PR48,PR43,PR46,PR47,PR54,PR63,PR142,PR140 26.P28:Remove JP24,JP25 27.P29:Remove JP16,JP17 and change to short pad PR70,PR72 28.P30:Remove JP18,JP19 and change to short pad PR196,PR107 29.P22:No stuff HOLE9
	C	01.P15:change RJ45 connector without LED 02.P27:change PR140,PR142 to short pad 03.P30:change PR119,PR123,PR102 to short pad 04.P26:change PR217,PR218,PR221,PR229,PR236 to short pad 05.P29:change PR76 to short pad 06.P28:change PR79 to short pad

Model: ZQE/G M/B BOARD

Page	From	To
1	1A	3A
2	1A	3A
3	1A	3A
4	1A	3A
5	1A	3A
6	1A	3A
7	1A	3A
8	1A	3A
9	1A	3A
10	1A	3A
11	1A	3A
12	1A	3A
13	1A	3A
14	1A	3A
15	1A	3A
16	1A	3A
17	1A	3A
18	1A	3A
19	1A	3A
20	1A	3A
21	1A	3A
22	1A	3A
23	1A	3A
24	1A	3A
25	1A	3A
26	1A	3A
27	1A	3A
28	1A	3A
29	1A	3A
30	1A	3A
31	1A	3A
32	1A	3A
33	1A	3A
34	1A	3A
35	1A	3A
36	1A	3A
37	1A	3A
38	1A	3A
39	1A	3A
40	1A	3A
41	1A	3A

PROJECT : ZQP
Quanta Computer Inc.

Size	Document Number	Rev
	CHANGE LIST - 3A	1A

Date: Tuesday, March 15, 2011 Sheet 32 of 32